

METHOD AND APPARATUS FOR PROVIDING DATA FOR  
5 SAMPLE RATE CONVERSION

RELATED PATENT APPLICATIONS

METHOD AND APPARATUS FOR ADJUSTING TIMING IN A DIGITAL

10 SYSTEM having an attorney docket number of SIG000060 and a  
filing the date the same as the present patent application;  
and

METHOD AND APPARATUS FOR PROVIDING DOMAIN CONVERSIONS FOR  
MULTIPLE CHANNELS AND APPLICATIONS THEREOF having an

15 attorney docket number of SIG000059 and a filing the date  
the same as the present patent application.

TECHNICAL FIELD OF THE INVENTION

20 This invention relates generally to telecommunications  
and more particularly to provided data for sample rate  
conversion in an analog front-end of telecommunication  
systems.

25 BACKGROUND OF THE INVENTION

As is known, data may be communicated from one entity  
(e.g. end users, computers, server, facsimile machine et  
cetera) to another entity via a communication  
30 infrastructure. The communication infrastructure may  
include a public switch telephone network (PSTN), the  
Internet, wireless communication system, and/or a

combination thereof. Such a communication infrastructure supports many data communication protocols, which prescribe the formatting of data for accurate transmission from one entity to another. Such data communication protocols 5 include digital subscriber line (DSL), asymmetrical digital subscriber line (ADSL), universal asymmetrical digital subscriber line (UADSL or G.Lite), high-speed digital subscriber line (HDSL), symmetrical high-speed digital subscriber lines (HDSL), asynchronous transfer mode (ATM), 10 internet protocol (IP), et cetera.

Each of the various data transmission protocols prescribes the formatting of data into frames. Each frame may include a header section, which identifies information 15 particular to the frame, and a data section, which carries the communication data. The data section may be divided into a plurality of data segments, time slots, carrier-frequency bins, packets, et cetera. Depending on the particular data transmission protocol, a frame of data will 20 be transmitted in a continuous manner or in a discontinuous manner. For example, IP and ATM data transmission protocols packetize a frame of data and the packets are transmitted in a discontinuous manner. In contrast, xDSL data transmission protocols require the frames to be 25 transmitted in a continuous manner.

For xDSL data transmission protocols, the data is processed within a modem of a given entity in the digital domain and converted to the analog domain for transmission 30 via the communication infrastructure. Conversely, data is received via the communication infrastructure in the analog domain and converted into the digital domain for further

0  
9  
8  
7  
6  
5  
4  
3  
2  
1

processing. For xDSL modems, the analog to digital conversion and digital to analog conversion are done in an analog front-end. As integration of modem functionality increases, the need for more complex analog front-ends 5 increases accordingly.

Therefore, a need exists for a method and apparatus that provides data for sample rate conversion within an analog front end that supports multiple channels, e.g. 10 telecommunication paths.

#### BRIEF DESCRIPTION OF THE DRAWINGS

15 Figure 1 illustrates a schematic block diagram of a multi-channel analog front-end in accordance with the present invention;

20 Figure 2 illustrates a schematic block diagram of a data providing apparatus in accordance with the present invention;

25 Figure 3 illustrates a schematic block diagram of an alternate data providing apparatus in accordance with the present invention;

Figure 4 illustrates a schematic block diagram of another data providing apparatus in accordance with the present invention; and

Figure 5 illustrates a logic diagram of a method for providing data for sample rate conversion in accordance with the present invention.

5

#### DETAILED DESCRIPTION OF A PREFERRED EMBODIMENT

Generally, the present invention provides a method and apparatus for providing data for sample rate conversion.

Such a method and apparatus includes processing that begins

10 by generating a data request interrupt based on a system clock and a sample rate conversion value. The processing continues by receiving a data ready control signal from a data processor. The processing proceeds to responding to the data request interrupt by providing a read signal to a

15 temporary memory device. Based on the read signal, a 1<sup>st</sup> word of data is read from the temporary memory device and provided to a sample rate conversion module. The processing resumes by responding to the data ready control signal by providing a light signal to the temporary memory

20 device. In accordance with the write signal, a 2<sup>nd</sup> word of data is written to the temporary memory device by the data processor. With such a method and apparatus, data is provided to a sample rate converter at rates in accordance with the desired sample rate conversion.

25

The present invention can be more fully described with reference to Figures 1 through 5. Figure 1 illustrates a schematic block diagram of a multi-channel analog front-end

10. The multi-channel analog front-end 10 includes a

30 sample rate conversion clocking system 12, a plurality of data providing apparatus's 14, 20, 26 and 32, a plurality of sample rate converters 16, 22, 28 and 34, and a

plurality of front-end modules 18, 24, 30 and 36. The multi-channel analog front-end 10 supports a plurality of channels (e.g. telecommunication channels, digital system channels, computer data lines, address busses, and/or any 5 transmission path that includes transmission line characteristics.) As such, the multi-channel analog front-end 10 includes a data providing apparatus, sample rate converter, and analog front-end for each channel that it supports. For example, data providing apparatus 14, sample 10 rate converter 16 and analog front-end 18 support a 1<sup>st</sup> channel. As shown, the analog front-end 18 is operably coupled to receive the 1<sup>st</sup> digital data 44 at the system clock rate ( $F_{SYS}$ ) and to produce 1<sup>st</sup> digital data 48 therefrom. Note that the sample rate conversion, the 15 analog front-end processing, and the selection of the 1<sup>st</sup> sample rate conversion value 46 is further described in co-pending patent application entitled METHOD AND APPARATUS FOR PROVIDING DOMAIN CONVERSIONS FOR MULTIPLE CHANNELS AND APPLICATIONS THEREOF, having an attorney docket number of 20 SIG000059 and a filing date the same as the filing date for the present application.

The data providing apparatus 14 is operably coupled to receive 1<sup>st</sup> data 44 at a 1<sup>st</sup> data rate ( $F_{D1}$ ) and provides the 25 1<sup>st</sup> digital data 44 at the 1<sup>st</sup> data rate ( $F_{D1}$ ) to the sample rate converter 16. The sample rate converter 16 based on a 1<sup>st</sup> sample rate conversion value 46 converts the rate of the 1<sup>st</sup> data 44 from the 1<sup>st</sup> data rate ( $F_{D1}$ ) to a system data rate ( $F_{SYS}$ ). The system data rate is based on an analog 30 front-end clock 44. Typically, the system clock will be some integer division of the analog front-end clock 42. The determination of the 1<sup>st</sup> sample rate conversion value 46

and the sample rate conversion performed based on this value is further described in co-pending patent application entitled METHOD AND APPARATUS FOR PROVIDING DOMAIN CONVERSIONS FOR MULTIPLE CHANNELS AND APPLICATIONS THEREOF, 5 having an attorney docket number of SIG000059 and a filing date the same as the filing date for the present application.

A 2<sup>nd</sup> channel is supported by the data providing apparatus 20, the sample rate converter 22, and the analog front-end 24. The data providing apparatus 20 is operably coupled to receive 2<sup>nd</sup> data 50 and provide it to the sample rate converter 22 at a 2<sup>nd</sup> data rate ( $F_{D2}$ ). Based on a 2<sup>nd</sup> sample rate conversion value 52, the sample rate converter 15 22 converts the data rate of the 2<sup>nd</sup> digital data 50 from the 2<sup>nd</sup> data rate ( $F_{D2}$ ) to the system clock rate ( $F_{SYS}$ ). The analog front-end 24 receives the 2<sup>nd</sup> digital data 50 at the system clock rate ( $F_{SYS}$ ) and produces 2<sup>nd</sup> analog data 54.

20 A 3<sup>rd</sup> channel path is supported by data providing apparatus 26, the sample rate converter 28, and the analog front-end 30. The data providing apparatus 26 is operably coupled to receive 3<sup>rd</sup> digital data 56 and to provide it to the sample rate converter 28 at a 3<sup>rd</sup> data rate ( $F_{D3}$ ). The 25 sample rate converter 28 converts the rate or the 3<sup>rd</sup> digital data 56 from the 3<sup>rd</sup> data rate ( $F_{D3}$ ) to the system clock rate ( $F_{SYS}$ ) based on a 3<sup>rd</sup> sample rate conversion value 58. The analog front-end 30 receives the sample rate converted 3<sup>rd</sup> digital data and produces 3<sup>rd</sup> analog data 60 30 therefrom.

A 4<sup>th</sup> channel is supported by the data providing apparatus 32, the sample rate converter 34, and the analog front-end 36. The data providing apparatus 32 is operably coupled to process 4<sup>th</sup> digital data 62 and to provide or 5 receive the 4<sup>th</sup> digital data at a 4<sup>th</sup> data rate ( $F_{D4}$ ). The sample rate converter 34 converts the sample rate of the 4<sup>th</sup> digital data 62 between the 4<sup>th</sup> data rate ( $F_{D4}$ ) and the system clock rate ( $F_{SYS}$ ) based on a 4<sup>th</sup> sample rate conversion value 64. The analog front-end 36 is operably 10 coupled to convert the 4<sup>th</sup> digital data 62 at the system clock rate to or from 4<sup>th</sup> analog data 66.

As one of average skill in the art will appreciate, the multi-channel analog front-end 10 may include more or 15 less channel support devices than depicted in Figure 1. In addition, the processing by the analog front-end 18, 24, 30 and 36 may include a digital to analog conversion process and/or an analog to digital conversion process. Such that data flow may progress from the digital data 44, 50, 56 and 20 62 to the analog data 48, 54, 60 and 64, or vice versa.

The sample rate conversion clocking system 12 is operably coupled to a crystal 38, a data clock 40 to produce an analog front-end clock 42. The data clock 40 25 may correspond to the 1<sup>st</sup> data clock rate ( $F_{D1}$ ), the 2<sup>nd</sup> data clock rate ( $F_{D2}$ ), the 3<sup>rd</sup> data clock rate ( $F_{D3}$ ) and/or the 4<sup>th</sup> data clock rate ( $F_{D4}$ ). Note that in most telecommunication systems, while the data rates for the 1<sup>st</sup>, 2<sup>nd</sup>, 3<sup>rd</sup> and 4<sup>th</sup> data 44, 50, 56 and 62 may vary, they will be synchronized 30 and integer multiples or divisions of each other. As such, any one of the clocks may be utilized as the data clock 40 by the sample rate conversion clocking system 12.

The processing performed by the data providing apparatus 14, 20, 26 and 32 is further described in co-pending patent application entitled METHOD AND APPARATUS FOR PROVIDING DATA FOR SAMPLE RATE CONVERSION, having an attorney docket number SIG000063 and a filing date the same as the filing date for the present patent application.

Figure 2 illustrates a schematic block diagram of a data providing apparatus 14, 20, 26, or 32, which throughout the remainder of the discussion will be referred to as data providing apparatus 14. The data providing apparatus 14 includes a data processor 70, a temporary memory device 74 and a sample rate interface module 72.

The data providing apparatus 14 is operably coupled to a sample rate converter 16, 22, 28 or 34. Note that the particular sample rate converter 16, 22, 28 or 34 will depend on which path within the multi-channel analog front-end 10 of Figure 1 is being referenced. As such, data providing apparatus 14 corresponds to sample rate converter 16, data providing apparatus 20 corresponds to sample rate converter 22 et cetera.

In operation, the data processor 70 is operably recoupled to receive input digital data 82 and produce therefrom formatted digital data 86. The input digital data 82 is representative of data to be transceived with a telecommunication transmission path. The data processor 70, based on a data transport protocol, converts the input digital data 82 into formatted digital data 86. The data transmission protocol may be ADSL, UADSL, HDSL, SHDSL, ATM,

IP, and/or any other data transmission protocol that utilizes existing telecommunication infrastructure.

The sample rate interface module 72 is operably coupled to receive a system clock, which may be the analog front-end clock 42, the sample rate conversion value 46, 52, 58 or 64, and a data ready control signal 88. Based on the data ready control signal 88, which is provided by the data processor 70, the sample rate interface module 72 produces a write signal 96. The temporary memory device 74 is operably coupled to receive the write signal 96 and to write a 2<sup>nd</sup> word 90 of the formatted digital data 86. As such, as the data processor 70 produces formatted digital data 86, which will occur at the data clock rate 84, it produces the data ready control signal 88. Accordingly, the sample rate interface module 72 generates the write signal 96 at a rate approximately equal to the data clock rate 84.

The sample rate interface module 72 based on the sample rate conversion value 46, 52, 58, or 64 and the system clock 42 generates the read signal 98. The read signal 98 is provided to the temporary memory device 74 such that the sample rate converter reads a 1<sup>st</sup> word 92 of the formatted digital data 86. The sample rate converter then produces formatted digital data at the system clock rate 100.

By basing the read signal 98 on the sample rate conversion value and the system clock 42, data is read from the temporary memory device 74 at a rate corresponding to the desired sample rate conversion. Note that the size of

the word written into the temporary memory device 74 and read from the memory device 74 may be any bit size. For example, the 1<sup>st</sup> and 2<sup>nd</sup> words may be 8 bits, 16 bits, 32 bits, 64 bits et cetera. The data providing apparatus 14 ensures that data is provided to sample rate converter 16, 22, 28, or 34 at a rate corresponding to the sample rate conversion value and the system clock. As such, the temporary memory device 74 may be of a minimal size such that only a few words of the formatted data need to be stored. Accordingly, by reducing the memory size for such a buffer, the overall cost associated with an integrated circuit including the data providing apparatus is reduced. Note that the generation of the read signal 98 and the write signal 96 will be described further with reference to Figure 4.

The data providing apparatus 14 may further include a value module 76, which includes a desired sample rate conversion register 78 and a functional module 80. The desired sample rate conversion register 78 stores a desired sample rate conversion value. The functional module 80 is operably coupled to receive the data clock rate 84, the desired sample rate conversion value and the system clock 42 to produce the corresponding sample rate conversion values 46, 52, 58 and/or 64. For a more detailed discussion of determining the sample rate conversion values, refer to co-pending patent application entitled METHOD AND APPARATUS FOR PROVIDING DOMAIN CONVERSIONS FOR MULTIPLE CHANNELS AND APPLICATIONS THEREOF, having an attorney docket number of SIG000059 and a filing date as the filing date for the present application.

Figure 3 illustrates a schematic block diagram of an alternate data providing apparatus 14. The data providing apparatus 14 includes the temporary memory device 74, the data processor 70, the sample rate interface module 72 and 5 may further include the value module 76. The data processor 70 is operably coupled to provide formatted digital data 86 to the sample rate converter 16, 22, 28 or 34. The sample rate converter produces the formatted digital data 100 at the system clock rate ( $F_{sys}$ ). From this 10 embodiment, the temporary memory device 74 is operably coupled to receive the input digital data 82 and store words of the input data based on the write signal 96. The data processor 70 retrieves the stored words 104 from the temporary memory device 74 based on the read signals 98. 15 The sample rate interface module 72 generates the read signal 98 and the write signal 96 in accordance with the diagram shown in Figure 4. Note that the temporary memory device 74 may be a random access memory, SRAM, DRAM, a plurality of registers, and/or any device that enables the 20 reading and writing of data therefrom.

0  
9  
8  
7  
6  
5  
4  
3  
2  
1  
Figure 4 illustrates a schematic block diagram of a data providing apparatus 110 that includes a processing module 112 and memory 114. The processing module 112 may 25 be a single processing device or a plurality of processing devices. Such a processing device may be a microprocessor, microcontroller, digital signal processor, central processing unit, state machine, logic circuitry, and/or any device that manipulates signals (analog or digital) based 30 on operational instructions. The memory 114 may be a single memory device or a plurality of memory devices. Such a memory device may be random access memory, read only

memory, floppy disk memory, system memory, flash memory, and/or any device that stores digital information. Note that when the processing module 112 implements 1 or more of its functions via a state machine or logic circuitry, the 5 memory storing the corresponding operational instruction is embedded within the circuitry comprising the state machine or logic circuit. The operational instructions stored in memory 114 and executed by processing module 112 are illustrated in the logic diagram of Figure 5.

10

Figure 5 illustrates a method for providing data for sample rate conversion. The process begins at Step 120 where a data request interrupt is generated based on a system clock and a sample rate conversion value. The 15 sample rate conversion value is determined based on the system clock rate and a data clock rate. The process then proceeds to Step 122 where a data ready control signal is received from a data processor. The process then proceeds to Step 124 where the data request interrupt is responded to by providing a read signal to a temporary memory device. Pursuant to the read signal, a 1<sup>st</sup> word of data is read from the temporary memory device and provided to a sample rate conversion module.

25 The process then proceeds to Step 126 where, in response to the data ready control signal, a write signal is provided to the temporary memory device. In accordance with the write signal, a 2<sup>nd</sup> word of the data is written to the temporary memory device by the data processor. The 30 process then proceeds to Step 128 where a 2<sup>nd</sup> data request interrupt is generated based on the system clock and the 2<sup>nd</sup> sample rate conversion value. The process then proceeds to

Step 130 where a 2<sup>nd</sup> data ready control signal is received from a 2<sup>nd</sup> data processor. The process then proceeds to Step 132 where the 2<sup>nd</sup> data request interrupt is responded to by providing a read signal to a 2<sup>nd</sup> temporary memory device. In accordance with the read signal, a 1<sup>st</sup> word of the 2<sup>nd</sup> data is read from the 2<sup>nd</sup> temporary memory device and provided to a 2<sup>nd</sup> sample rate conversion module. The process then proceeds to Step 134 wherein the 2<sup>nd</sup> data ready control signal is responded to by providing a write signal to the 2<sup>nd</sup> temporary memory. In accordance with this write signal, a 2<sup>nd</sup> word of the 2<sup>nd</sup> data is written to the 2<sup>nd</sup> temporary memory device by the 2<sup>nd</sup> data processor.

The generating of a data interrupt request may be further described with reference to Step 136. At Step 136, subsequent data request interrupts are repetitively generated based on the system clock and the sample rate conversion value such that a series of words are read from the temporary memory.

The receiving of the data ready control signal may be further described with reference to Step 138. At Step 138, a plurality of data ready control signals are received at a rate of the data. As such, if the data corresponds to XDSL data the rate will be in accordance with the particular type of DSL data transmission protocol.

The preceding discussion has presented a method and apparatus for providing data for sample rate conversion. As one of average skill in the art will appreciate, other embodiments may be derived from the teachings of the

present invention without deviating from the scope of the claims.